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This paper presents a novel method of detecting secondary electrons generated in the scanning electron microscope (SEM). The
method suggests that the photomultiplier tube (PMT), traditionally used in the Everhart-Thornley (ET) detector, is to be replaced
with a configurable multipixel solid-state photon detector oﬀering the advantages of smaller dimension, lower supply voltage and
power requirements, and potentially cheaper product cost. The design of the proposed detector has been implemented using a
standard 0.35 μm CMOS technology with optical enhancement. This microchip comprises main circuit constituents of an array
of photodiodes connecting to respective noise-optimised transimpedance amplifiers (TIAs), a selector-combiner (SC) circuit, and
a postamplifier (PA). The design possesses the capability of detecting photons with low input optical power in the range of 1 nW
with 100 μm × 100 μmsized photodiodes and achieves a total amplification of 180 dBΩ at the output.
1. Introduction
The Everhart-Thornley (ET) detector has been widely used
as the secondary electron detector for the scanning electron
microscope (SEM) for the past half a century [1]. The
detector consists mainly of collector, scintillator, light pipe,
photomultiplier tube (PMT), and preamplifier. Being a vital
component of the ET detector, PMT is responsible for sens-
ing the arrival of photons, converting them to electrons,
and multiplying the number of electrons which essentially
produce an amplified output current. Its dominance of use
is due chiefly to its ability to provide an excellent sensitivity
solution.
The rapid advancement of semiconductor technologies
in recent years has manifested in many applications in vari-
ous fields. Solid-state method essentially allows the integra-
tion of large operating components into a small microchip.
Complementary metal-oxide-semiconductor (CMOS) pro-
cesses, which are silicon based, have become the most pop-
ular among all technologies thanks to its ability to provide
low-cost solutions and highly integrated design. Certain
CMOS processes do attract special attention owing to their
ability to include both optical devices and electrical circuits
into a monolithic microchip. This form of integration is very
popular in the optical communications world, both wired
and wireless, in the past decade [2–5]. Apart from com-
munications, it also finds a number of implementations in
optical storage systems [6]. In the optical sensory sectors,
numerous applications such as camera sensory devices,
optical microsensors particularly used in medical monitor-
ing, and remote controls have benefited greatly from the
capability of the latest CMOS processes to fabricate op-
toelectronic integrated circuit (OEIC) [7]. With these suc-
cessful implementations, it is hoped that some aspects of the
existing ET detector could be enhanced by capitalising on the
available semiconductor technologies.
The invention of single-photon accuracy detectors using
avalanche photodiode (APD) operating in Geiger mode,
commonly known as single-photon avalanche diode (SPAD),
has drawn a lot of interest recently [8–10]. These pho-
ton detectors, usually constructed in arrays, produce very
encouraging results and are suitable for use in many low
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luminescence applications [11–15]. However, the downside
is that they could be easily saturated even by a small DC
signal. To remedy this problem, an external attenuator is
usually used to reduce the number of photons approaching
the detectors, and this solution is not an integrated one [16].
In certain designs, in order to increase the dynamic range
whilemaintaining the die size remains, a detector with higher
number of pixels is necessary. This would reduce the fill
factor, thus resulting in fewer photons being detected. Apart
from single-photon avalanche detectors, charge-coupled
device (CCD) is not suitable for our application due to the
requirement of instantaneous photo detection at the video
bandwidth.
In this research, we attempt to produce a pixellated
silicon-based detector for the use of secondary electron
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Figure 4: Circuit diagram of transimpedance amplifier.
detection in the SEM. It essentially substitutes some con-
stituent components of the ET detectors with a monolithic
solution. Additionally, this design is configurable, thus pro-
viding flexibility to control the circuit for improved perfor-
mance of the detector. The proposed microchip oﬀers the
potential advantages of better compactness, higher cost eﬀec-
tiveness, higher bandwidth, and lower voltage and power
requirements and better integration. Furthermore, imple-
mentation of circuits in a CMOS technology also results in
a future opportunity of integrating mixed-signal and digital
subblocks, for example, analogue-to-digital converter (ADC)
and digital signal processor (DSP) for complex manipulation
of information. The design of the photon detector has
been realised in a 0.35 μm CMOS technology oﬀered by
Austriamicrosystems.
2. Multipixel CMOS Photon Detectors
Architecture and Circuit Design
The top-level design of the integrated circuit consists of an
array of photodiodes, an array of low-noise transimpedance
amplifier (TIA), a selector-combiner circuit (SC), and a post-
amplifier (PA), as shown in Figure 1. In this version of design,
nine photodiodes and nine TIAs are constructed mainly
for experimental measurement and evaluation purposes.
This optoelectronic microchip aims to detect optical signal
of 1 nW or lower. The photons detected by the photodiode
are converted to a current signal with a photosensitivity
figure of 0.33 A/W at 850 nm. The TIA is then used to change
the current signal to voltage signal with a gain of 120 dBΩ.
Voltage signals from TIAs of interest are selected to be added
by the SC. The summed signal is subsequently amplified by
the PA to a range that could be easily detected and processed.
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The pixellated feature of the detector is an important part
of the entire design as it provides a few distinct benefits.
Firstly, it improves the bandwidth of the detector as the ca-
pacitance of an individual photodiode seen by a TIA is much
smaller compared to that of a larger photodiode. Secondly,
it allows the selection and combination of signals detected
by certain photodiodes. This helps in producing a better
average signal-to-noise ratio (SNR) as photons travelling
from the light pipe to the detector are very often not spatially
distributed.
2.1. Photodetector. Photodetector is the first component of
the entire detector circuitry to receive the incoming signal. It
essentially converts the optical signal to the electrical signal
for subsequent processing. There are three options that pho-
todiodes can be constructed in this 0.35 μm fabrication
process, namely, n-diﬀ and p-substrate diode (ND), p-diﬀ
and n-well diode (PD), and n-well and p-substrate diode
(NWD). In our design, the NWD type of photodiode has
been created because it provides the best responsivity among
all the possible photodiode constructions. This photodiode
is able to achieve a responsivity value of 0.33 A/W for the
detection of photons with a wavelength of 850 nm. This
process technology also comes with an additional inorganic
antireflective coating (ARC) layer that greatly improves the
transmission of photons towards the photodiode. Figure 2
illustrates the layout of the photodiode. It is surrounded by P
pin while N pin is located at bottom middle. Its equivalent
circuit is shown in Figure 3. The photodiode occupies a
dimension of 100 μm × 100 μm, and, with this size, it
produces a photodiode capacitance, CPD, of 0.8 pF and a dark
current of 4.5 fA at room temperature. By using (1) [17],
where T is temperature, Aj is the junction area, and Js is the
saturation current density, the shunt resistance, RSH, is found
to be 925GΩ. By measuring the metal length and counting
the number of contacts used in the photodiode layout, the
series resistance RS is estimated to be 7.5Ω:
RSH = ∂V
∂I
∣
∣
∣
∣
V=0
= kT
qJsAj
. (1)
2.2. Transimpedance Amplifier. TIA is used to convert cur-
rent signal to voltage signal with a large transimpedance gain.
As shown in Figure 4, the TIA incorporated in this detector
has three stages of amplification, each of which consists of
a push-pull CMOS inverting amplifier and an NMOS diode-
connected load. A feedback resistor, R1, implemented using
a PMOS transistor, is used to control both the gain and
the bandwidth of the TIA. A PMOS transistor is chosen
mainly because it generates less noise compared to an NMOS
transistor. Equation (2) is applied to determine the resistance
of R1, R. In this design, VGS is set to 1.35V to produce
a feedback resistance of 2.25MΩ. An extra advantage of
this circuit topology is that voltage biases at the input and
output are automatically set without any additional biasing
circuitry:
R = L
KpW(VGS −VT −VDS) , (2)
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Figure 5: Nomograph for noise optimisation.
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Figure 6: Determining the width of load transistor for the lowest
noise.
where L is the channel length, W is the channel width, Kp
is the transconductance parameter, and VT is the threshold
voltage.
To determine the size of transistors of the TIA, a graph-
ical technique known as nomograph has been used [18].
For simplicity, a single stage of amplification is designed
individually and the other stages are duplicates of the single
stage. As shown in Figure 5, a nomograph is generated to
assist the selection of suitable ratios ofW1/W3 andW2/W3
that satisfy the DC bias, pole frequency, and voltage gain
requirements. In this design, a DC bias of 1.65 V is chosen.
A logarithm of pole frequency greater than 7.18 (obtained
from log(4.3 × BW)) is necessary to ensure circuit stability.
A voltage gain of 6.0 is chosen as a satisfactory compromise.
A larger voltage gain could provide lower, hence better, input
and output impedances; however it requires a larger die area
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and higher power consumption and causes poorer stability.
By using these values on the nomograph, approximate ratios
ofW1/W3 andW2/W3 were determined to be 4.0 and 16.0.
In this TIA design, the first stage of amplifier must pro-
vide suﬃciently large gain in order to render noise contribu-
tions from transistors of the subsequent stages insignificant.
This widely used approach also simplifies the noise calcu-
lation. Equation (3) is used to compute the input-referred
noise contributed by the first stage of amplifier and the feed-
back resistor [18]:
i2eq,in =
4kT
Rf
+
8kT
3gm
(
1 +
1
A1
)
(2πCin)
2 f 2
+
8kT
3gm
(
1 +
1
A1
)
1
R2f
+
(
Kf n + Kf p
)
Idsp
g2mCoxL
2
eﬀn
(2πCin)
2 f
+
(
Kf n + Kf p
)
Idsp
g2mCoxL
2
eﬀn f
1
R2f
.
(3)
Total input-referred noise is then transformed as follows:
i2eqTOT,in =
{
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(4)
where q is the electron charge, Vt is the thermal voltage, Cin
is the input capacitance, B is the bit rate, andKf n andKf p are
the flicker coeﬃcients of the NMOS and PMOS transistors,
respectively.A1 is voltage for a single stage whileA is the total
voltage gain for three stages. It is noteworthy that B equals
two times of the target bandwidth and gm is the addition
of the transconductance of transistors P1 and N1. I2, I3, I f 1,
and I f 2 can be conveniently substituted with 0.4026, 0.0361,
11.038, and 0.0983, respectively, all of which are obtained
from Personick integrals and flicker noise integrals [19].
To optimise the noise performance of the design, the
width of the NMOS load transistor,W3, may be varied. This
essentially changes Idsp, Cin, and gm, thus i2eqTOT,in. It is impor-
tant to bear in mind that Cin must take into account the
capacitive contribution of Cpd. In this design, the target
bandwidth used is 3.5MHz. As shown in Figure 6, W3 for
the lowest total input-referred noise can be easily obtained
from the graph. For ease of calculation and layout drawing,
the optimal W3 is rounded up to 8 μm and the resultant
total input-referred noise is estimated at 3.13 × 10−20 A2.
With this value forW3, the noise power spectral density with
respect to frequency is plotted in Figure 7. The graph reveals
that the feedback resistor is the dominant noise contributor
for frequency ranging between 400Hz and 0.5MHz.
2.3. Selector-Combiner Circuit. Selector-combiner circuit
provides a flexibility of choosing signal of interest from
particular pixels to be added up and sent to the output.
Figure 8 depicts a 9-input SC circuit. VIN1 to VIN9 are the
signal input pins while VSW1 to VSW9 are their corresponding
control pins. PMOS transistors instead of NMOS transistors
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are used as switches because they produce relatively lower
noise. The signal-adding part of this circuit essentially per-
forms a voltage-to-current conversion followed by a current-
to-voltage conversion [20]. The W/L ratios of PMOS and
NMOS transistors are adjusted so that (5) is fulfilled. Equa-
tions (6)–(8) prove that the summation of signals of this
circuit is linearly operated and simulation result has then
shown that this remains true for the output voltage ranging
between 1.0 V and 2.15V. A major advantage of using this
technique compared to an op amp to add up signals is that
fewer transistors are used, thus less chip area:
β = βN = βp, (5)
IOUT = −4
n
∑
i=1
VINi(VDD −VT)β, (6)
VOUT = IOUT4β(VDD −VT) , (7)
VOUT =
n
∑
i=1
VINi, (8)
where β is the transconductance gain factor, VDD is the sup-
ply voltage, and VT is the threshold voltage.
2.4. Postamplifier. Postamplifier is necessary in this mi-
crochip to amplify the weak signal from SC circuit to be
suﬃciently large for good detection at the output. As illus-
trated in Figure 9, the PA in the detector comprises two stages
of diﬀerential amplifier, both of which produce an open-
loop voltage gain of approximately 44 dB individually. The
maximum total voltage gain of this postamplifier is thus
88 dB. During the maximum voltage gain, the circuit, how-
ever, produces the lowest bandwidth. To improve bandwidth,
voltage gain can be traded. Moreover, voltage gain of this
circuit is adjustable to prevent saturation of signal, and it is
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Figure 13: Transient analysis at diﬀerent output points.
common to limit the output signal to 1Vppk to be sent to an
interface board in the processing machine.
Signal from the SC circuit is AC-coupled to the PA
by using a RC filter that is, in our design, implemented
with two PMOS transistors, with C1 acting as a capacitor
while R1 as a resistor. Gate terminal of C1 is connected
to the signal input meanwhile the source, drain, and bulk
of C1 are bundled and connected to the input of the
first stage diﬀerential amplifier. The size of C1 is made
suﬃciently large, 100 μm × 100 μm, producing a capacitance
of 46 pF. The bulk of this transistor has a parasitic capacitance
of 1.8 pF with p-substrate (connected to ground); thus the
bandwidth of the circuit has been negatively aﬀected. The
semiconductor process does oﬀer the capability of creating
polysilicon-insulator-polysilicon (PIP) capacitor; however,
none has been created in this circuit. The main reason is that,
to achieve the same capacitance value, the lateral dimension
of the PIP capacitor has to be 5.8 larger than that of the
capacitor created using a PMOS transistor. Furthermore, the
parasitic capacitance connecting to p-substrate is as large as
7.9 pF, and this would greatly aﬀect the circuit bandwidth.
The W/L ratio of R1 is set to a very small value in order
to produce a high resistance. VBIASR is used to adjust the
resistance of R1 and thus the cut-oﬀ frequency of the filter.
The overall gain of the PA is controlled by the ratio of the
resistance of R4 to the resistance of R3. R3 is built-in on
the microchip and implemented using n-diﬀusion. R4 is
an external discrete component, and its terminals are to be
connected between VFB and VOUT.
3. Results and Discussions
Figure 10 presents the layout of the entire microchip. The
dimension of this integrated circuit is 1960 μm × 1960 μm.
Nine pixels of NWD photodiode are located in the middle
of the chip while their corresponding TIA is critically placed
very close to them, as can be seen on the left, bottom,
and right of the photodiode array. The SC circuit is placed
between the TIAs and the PA. The PA is placed next to the
IO cells at the bottom end of the chip as it possesses many
interface signals. The chip will be packaged using QFN48; 8
pins for power/ground, 39 for signals, and 1 to connect to the
cavity of the package.
Several simulations were carried out to ensure that the
circuits work per design specifications. Figure 11 shows the
frequency response for the subblocks of the photon detector.
From this graph, the −3 dB bandwidth (and gain) of the
TIA individually, the TIA connected to the photodiode,
the SC, and the PA are found to be 10.72MHz (126 dB),
8.91MHz (126 dB), 27.44MHz (−0.39 dB), and 71.22MHz
(59.18 dB), respectively. It is worth noting that the result of
TIA connected to PD is slightly worse compared to that of
the TIA alone due to the photodiode capacitance seen by the
input of the TIA. Figure 12 exhibits the simulations results of
summing signals from diﬀerent inputs of the SC circuit. Each
input is supplied with a 20mVppk sine wave. The signals
are combined without much distortion when the switches
are turned on incrementally from VSW1 to VSW9. Figure 13
shows the transient analysis at diﬀerent output points of
the microchip. The first waveform, swinging with a peak-to-
peak voltage of 2 nA, represents the signal produced by the
photodiode. The second waveform is the output signal from
the TIA which has been amplified to about 4mVppk. Almost
identical to the second waveform, the next waveform is the
output from the SC circuit producing ignorable loss. The last
waveform shows that the signal has been boosted to a range
that could be easily measured. The overall transimpedance
gain produced by the microchip is approximately 180 dBΩ.
The design is currently being fabricated in a 0.35 μm
CMOS Opto process by Austriamicrosystems (C35B4O1).
Apart from an additional ARC layer for enhancing photo-
sensitivity, this 4-metal-layer technology has an EPI substrate
with the thickness of 14 μm which substantially improves the
performance of cut-oﬀ frequency and dark current. Impor-
tant optical and electrical measurements will be acquired
when the microchip is delivered from the foundry.
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4. Conclusion
A design of multipixel photon detectors using an optically
enhanced CMOS technology has been presented. Simulation
results show that each photodiode of this optoelectronic
microchip can detect signals with optical power as low as
1 nW. Total transimpedance amplification of the entire cir-
cuit is over 180 dBΩ, and the detector gain is adjustable in
the TIAs and the PA. The 3 dB cut-oﬀ frequency of the entire
circuit is above 3.5MHz meeting the minimum requirement
for video applications. This novel configurable solid-state
solution could be used for the secondary electron detection
in the SEM providing the benefits of smaller dimension,
lower supply voltage and power requirements, and poten-
tially lower product cost.
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